Abstract-A time-interleaved multichannel analog-to-digital converter (ADC) achieves high sampling rates with the drawback of additional distortions caused by channel mismatches. In this paper, we consider the dependency of the signal-to-noise-and-distortion ratio (SINAD) on the combination of several different channel mismatch effects. By using either explicitly given mismatch parameters or given parameter distributions, we derive closed-form equations for calculating the explicit or the expected SINAD for an arbitrary number of channels. Furthermore, we extend the explicit SINAD by the impact of timing jitter. We clarify how channel mismatches interact and perform a worst case analysis of the explicit SINAD for individual mismatch errors. We also show that equations describing the expected SINAD of individual mismatch errors are special cases of our general formulation. We indicate how to use the expected SINAD for finding efficient optimization priorities and demonstrate the importance of worst case analyses.
I. INTRODUCTION

M
ODERN signal processing applications emerging in the telecommunications and instrumentation industries need high-speed analog-to-digital converters (ADCs), which can be realized by a time-interleaved architecture that can be combined with practically any ADC technology. Recent high-speed ADCs using this time-interleaved technology achieve sampling rates up to 20 GSa/s [1] ; nevertheless, the time-interleaving concept is not restricted to high-speed applications but has been successfully applied to high-resolution oversampling ADCs as well [2] , [3] .
A time-interleaved ADC consists of channel ADCs, which have the same sampling rate but different sampling phases, as if they were a single converter operating at an times higher sampling rate [4] , [5] . The time-interleaved architecture is illustrated in Fig. 1 , where each channel ADC operates with a sampling frequency of . In Fig. 2 , we see the timing diagram of a time-interleaved ADC. Each time a sample is taken, a digital output is produced. Hence, each channel ADC has a sampling period of , whereas the time-interleaved system has a sampling period of .
Unfortunately, it is a drawback of time-interleaved ADCs that any mismatch between the channel ADCs causes spurious com- ponents in the spectrum degrading the signal-to-noise-and-distortion ratio (SINAD) [6] . Three types of mismatches result in the main degradation of the SINAD: gain, offset, and timing mismatches [7] - [10] . The timing mismatch is the deterministic deviation between the ideal and the real sampling time (Fig. 3 ) of each channel ADC. In contrast, timing jitter (or clock jitter) is the stochastic deviation from each ideal sampling point [11] - [14] . Many techniques were developed to compensate or reduce the errors introduced by mismatches. Adaptive compensation of gain and offset mismatches is treated in [15] and [16] . An offset compensation method utilizing randomly chopped input signals is presented in [17] . A particularly interesting approach that combines adaptive compensation of gain mismatches, chopper-based compensation of offset mismatches, and a correlation-based compensation method for timing mismatches can be found in [18] . However, the authors did not show how to extend their timing mismatch compensation concept from 0018 two to channels. Gain and offset mismatch compensation in oversampled ADCs is investigated in [19] . A time-domain identification method for timing mismatches, which utilizes statistical properties of signals with timing mismatches, is introduced in [20] and evaluated in [21] and [22] . Another possibility to improve the performance of a time-interleaved ADC is randomizing [23] , [24] . Randomizing does not compensate any mismatch error but evenly distributes the mismatch error power over the frequency band. Implementation aspects of randomization algorithms can be found in [25] . The identification of timing mismatches is treated in [26] , where the author uses sinusoidal input signals for the identification. While the reconstruction of signals with offset and gain errors costs only little computational complexity, the reconstruction of signals with timing mismatches, i.e., nonuniformly sampled signals, is in general, computationally expensive or inaccurate [27] , [28] , although new promising reconstruction methods have been introduced [29] . Another possibility used in today's high-speed ADCs are digitally adjustable delays in the clock path [1] , [30] .
However, in order to predict the expected TIADC performance and to choose the right compensation methods, we have to know how these combined mismatch effects interact and how much error power they produce. A lot of research on analyzing individual mismatch errors has been carried out, and the first investigations on that subject can be found in [4] and [5] . Gain and offset mismatches are extensively treated in [10] , where Gaussian distributed mismatches have been assumed for the statistical analysis. The impact of gain and offset mismatches in time-interleaved oversampling converters is studied in [31] . A sound analysis of timing mismatches can be found in [9] . In addition to signals with timing mismatches, which arise in analog-to-digital conversion, the authors in [32] - [34] also investigate the digital-to-analog conversion of such signals. In [35] the authors derive probability density functions for Gaussian distributed individual mismatch errors. In [8] and [36] , the main results for individual mismatch errors are summarized. In [7] , closed-form expressions for calculating the explicit SINAD for all mismatch errors together are given for the case where these errors are known deterministically, but the equations given in [7] are rather involved and difficult to extend to an arbitrary number of channels. Moreover, a statistical analysis of combined channel mismatch effects and the effect of timing jitter in combination with mismatch effects has not been considered at all. In [37] , the authors provide a first analysis of nonlinearity mismatches, and in [38] , some properties of nonlinearity mismatches are presented; however, a complete mathematical treatment is introduced in [39] . There, the authors show that nonlinearity mismatches can be understood as generalizations of offset and gain mismatches. Thus, individual errors are well understood, but a general deterministic analysis, which also incorporates the influence of the nondeterministic timing jitter, and a general statistical analysis of combined channel mismatches, are still missing.
This paper first develops a deterministic description of the output spectrum of a time-interleaved ADC with gain, offset, and timing mismatches. From the output spectrum description, the explicit SINAD of combined channel mismatches is calculated. Furthermore, we show how channel mismatch effects, timing jitter, and quantization noise interact and provide a worst case analysis of individual mismatch errors. After that, the expected SINAD for combined channel mismatch effects is computed. Finally, we show numerical simulation results and discuss application areas. For all derivations, we use the following notations:
continuous-time angular frequency; discrete-time angular frequency; number of channel ADCs; sampling period of the time-interleaved ADC; deterministic gain of the th channel ADC; deterministic offset of the th channel ADC; deterministic relative timing deviation of the th channel ADC; deterministic absolute timing deviation of the th channel ADC; expected value; standard deviation; random variable corresponding to ; random variable corresponding to ; random variable corresponding to ; random variable for the timing jitter.
II. THEORY
Our novel approach is based on a time-interleaved ADC model that takes offset, gain, and timing mismatches into account. First, we carry out the deterministic analysis of combined channel mismatches. Then, we derive the explicit SINAD for combined channel mismatches and extend it by timing jitter and quantization noise. After that, we perform worst case analyses of individual errors. Finally, we derive a closed-form expression to calculate the expected SINAD for arbitrary mismatch distributions. 
A. Deterministic Analysis of Time-Interleaved ADCs
The main spurious frequencies of a time-interleaved ADC system are caused by gain, offset, and timing mismatches [9] , [10] . Therefore, a time-interleaved ADC model needs parameters for all three effects. These are defined as gains , offsets , and absolute timing deviations from the ideal sampling period , which can be rewritten as relative timing deviations for each channel ADC. Fig. 4 shows our channel ADC model. The deviation from the ideal sampling period (i.e., the timing mismatch) is modeled as a time shift of the input signal , which simplifies further calculations. Additionally, each channel ADC has a gain and an offset . Therefore, the sampled output of one channel ADC becomes (1) where is the Dirac delta function [40] . Apart from global offset and gain errors, no mismatch errors would occur if these parameters were identical for all channel ADCs in the system. However, if they differ, spurious tones appear in the spectrum as shown in Fig. 5 , where a sinusoidal input signal has been coherently sampled. For such a time-interleaved ADC model, operating at an overall sampling rate of rad, with a sinusoidal input signal and with , the Fourier transform of the overall sampled output has the form (see Appendix A for details) (2) where (3) The symbol in (2) marks complex conjugation. The Fourier transform shows that some additional spurious peaks are centered at in the case of gain and timing mismatches, whereas others are centered at in the case of offset mismatches, which is consistent with our simulations (Fig. 5 ) and the literature [7] , [8] . We see that even the original signal component is influenced by gain and timing mismatches ( , ). It is interesting to notice that both coefficient sets and are discrete Fourier transforms (DFTs) of their corresponding channel parameters.
B. Derivation of the Explicit SINAD
In order to calculate the SINAD as defined in [6] , we use the coefficients , from (3). First, we neglect quantization noise and timing jitter, and later on, we show how to add in both quantities. We see that the coefficients and represent the original sinusoidal signal, i.e., the measured signal power , whereas all other coefficients represent additional unwanted tones, i.e., the mismatch error power . It should be noted that the measured signal power itself is influenced by mismatch effects and differs from the original input signal power . Nevertheless, the standard [6] uses only the measured signal for determining the SINAD, which is, regarding from a measurement point of view, quite reasonable for an ADC. The superscripts in the power symbols and , e.g., and , indicate these influences of different error sources on the power. When we substitute the measured signal power and the mismatch error power into the definition of the SINAD, we get an explicit formula, which combines all three mismatch effects SINAD (4) Equation (4) unifies and extends the equations found in [7] . It can handle an arbitrary number of channels and can easily be evaluated.
To get a deeper insight, we rewrite (4). The measured signal power can be written as (5) where
The derivation explicitly shows that a global timing deviation does not influence the signal power. Hence, for determining the SINAD we can always assume that
The mismatch error power consists of two terms. The gain and timing mismatch error power and the offset mismatch error power . The offset mismatch error power can be rewritten using Parseval's theorem (9) where and are arbitrary DFT pairs, resulting in
The gain and timing mismatch error power can be split into , where we have already evaluated the second term with (5) . Using again Parseval's theorem, the first term can be rewritten as (11) Combining (5) and (11) results in (12) If we combine the simplified terms (5), (10) , and (12), we obtain from (4) SINAD (13) which explicitly indicates how gain and timing mismatches interact.
C. Explicit SINAD with Timing Jitter and Quantization Noise
To complete our description, we investigate the influence of timing jitter and quantization noise on the SINAD. Therefore, we assume that both quantities and the mismatches are mutually independent. To derive the influence of the timing jitter, we use a special arrangement of TIADCs, illustrated in Fig. 6 . On the left side, we see a prototype TIADC. With this prototype TIADC, we build a structure of identical TIADCs, all of which sample in a time-interleaved manner. Hence, the first TIADC takes samples, then the second one takes samples and so forth, until the th TIADC takes samples and the first TIADC starts again. Therefore, the measured signal power of such a structure can be written as (14) where the measured signal power is, due to the repetitive structure of TIADCs, identical to the case of a single TIADC given by (5) . Next, we consider a structure of identical TIADCs, where each TIADC channel has an additional relative timing deviation ( Fig. 7) which is not repetitive but varies among all channels of the structure, which results in (15) If we assume that the stochastic process underlying the additional relative timing deviations is ergodic [41] , then its time average is an unbiased estimator [42] of its expected value defined as (16) Fig. 6 . To determine the effect of timing jitter, we build a structure of TIADCs by repeating one prototype TIADC with M channels each N times. The structure itself samples in a time-interleaved manner. Thereby, we obtain time-interleaved TIADCs (a meta TIADC with a total of N 1 M channels). All TIADCs in the meta TIADC have the same properties (gain, offset, and timing deviation of the channel ADCs). Only an additional timing deviation (cf. Fig. 7 ) varies among all channels of the meta TIADC. When we let the number of TIADCs N go to infinity, we get a meta TIADC, which is identical in its behavior to the prototype TIADC, except for the additional timing deviations which model the nondeterministic timing jitter. where is the probability density function of the random variable [41] associated with the observations . Therefore, we can write (15) as (17) and finally obtain (18) The expression is the characteristic function of the random variable defined by [41] . Thus, we have extended our structure of TIADCs to infinity, whereby each sample is taken by a different channel with a different additional timing deviation, which models the timing jitter of the system. From (13) we see that this modified signal power completely describes the TIADC. Hence, we can write for a TIADC with timing jitter SINAD (19) When we assume that the quantization noise is independent from all other effects, (19) becomes SINAD (20) where . The symbol is the quantization step size, which is given for an bit converter by FSR , where FSR is the full-scale range [6] . With (20), we have derived an explicit combined mismatch description, which also takes timing jitter and quantization noise into account.
Unfortunately, the mismatch error power and the timing jitter power are coupled; nevertheless, they can be separated by using some simplifications. By assuming Gaussian distributed timing jitter, we can evaluate the characteristic function to [cf. (43) ], where is the standard deviation of the timing jitter. The Taylor series expansion of gives , where we see that the higher order terms are small compared to the first two and can be neglected. Therefore, we can express (20) as SINAD (21) where . Through these simplifications, we have separated the mismatch error power from the jitter noise error power. When we neglect the mismatch effects, the result is comparable to the results in [12] and [14] .
D. Worst Case Analysis of the SINAD for Individual Mismatch Errors
To obtain the worst cases for individual mismatch errors, we set upper and lower bounds for the parameters , where stands for a certain parameter , , or . We neglect timing jitter and quantization noise and further assume an even number of ADCs .
We first start with the special case where timing and offset mismatches are negligible (e.g., and ), so that we can write for (13) SINAD (22) With the relation (23) the worst case for (13) is obtained as SINAD (24) where . Thus, the worst case occurs if all are either or and the average of all is . Second, if gain and offset mismatches are negligible (e.g., and ), we can express (13) as SINAD (25) where
To obtain the worst case, we simplify (25) to SINAD (28) and recognize that we can minimize (28) by minimizing the term . Since both quantities and are squared, their smallest possible value is zero. According to (8) 
where all max . However, from (2) we see that for this special case the energy is concentrated in and is not caused by a mismatch effect. In fact, we are confronted with a global offset. Thus, we can simply filter this error energy by subtracting the arithmetic mean value from the output signal of the time-interleaved ADC. Thereby we get the reduced worst case for offset mismatches SINAD (31) where , which is more consistent with the other worst cases. Hence, all are either or and the average of all is .
E. Derivation of the Expected SINAD
So far, we are able to calculate the SINAD of a time-interleaved ADC if the explicit parameters , , and of each channel ADC and its timing jitter distribution are known. However, if only the probability distributions of the mismatch parameters are known, e.g., for a particular production process, we need to derive a formula for the expected SINAD from (13) . In Section II-C, we have shown how timing jitter and quantization noise power can be separated. Therefore, we only investigate the statistical behavior of the mismatches. We replace the measured signal and the mismatch error power by their expected values, as defined in (16) , and substitute the explicit parameters by corresponding random variables , , and . Furthermore, we assume that all mismatch effects are mutually independent and get SINAD (32) We reduce (32) in three steps. First, we simplify the expected measured signal power . Then, we focus on the combined gain and timing mismatch error power , and finally, we evaluate the offset mismatch error power . The measured signal power can be expressed as (33) In order to simplify (33), we distinguish between two cases. For the first one, we set , and for the second one, we set . After evaluating both cases, we can add the results. This leads us to (34) (35) and finally results in 34 35 (36) The symbol denotes the meanvalue and the symbol the standard deviation of the gain mismatch variable . The expression is the characteristic function of the random variable .
A simplified form of the gain and timing mismatch error power in (32) can be found by (37) The offset mismatch error power in (32) can be reduced to (38) When we combine all three simplified parts and substitute them in (32), we obtain SINAD (39) In order to evaluate (39), we need the expected value and the standard deviation of the gain probability distribution, the expected value and the standard deviation of the offset probability distribution, and the characteristic function of the timing deviation probability distribution. Estimates of the expected value and the standard deviation of an unknown probability distribution can be determined by measuring an appropriate number of samples. What remains difficult is the evaluation of the characteristic function, which generally cannot be solved in closed form.
We evaluate the characteristic function for two cases of special interest where closed-forms are available. First, we assume that the timing mismatch is uniformly distributed. Therefore, the probability density function (pdf) is otherwise.
Furthermore, we use the relation . Therefore, the characteristic function becomes [9] ( 41) where . In the same way, we can carry out the calculations for Gaussian distributed timing mismatches. With the pdf of a Gaussian distribution (42) and the relation we get the characteristic function (43) 
F. Derivation of the Expected SINAD for Individual Mismatch Errors
The combined description given by (39) can be used to derive the expected SINAD for individual errors. As for the com- bined description, we need not know the probability distribution of the gain or the offset mismatches in order to determine their expected SINAD. It is sufficient to know the mean value and the standard deviation. Only for the timing mismatch we have to assume some kind of probability distribution. Assuming a Gaussian distribution for the timing mismatch and assuming further that , (39) reduces to SINAD
We can show that several known equations for individual mismatch errors are special cases of (44). If and , only gain mismatch errors occur, and we get (cf. [8] , [10] , and
For and , we obtain an expression for offset mismatch errors exclusively (cf. [8] , [10] , and [36] ) SINAD (46) For , , and by using Taylor series expansion, we get, for Gaussia-distributed timing mismatch errors only (cf. [43] .
The difference between the SINAD of a simulated TIADC with 10-bit resolution, combined channel mismatches and timing jitter and the SINAD calculated according to (20) and (21) is shown in Fig. 8 . We see that even for these strong mismatch errors and the strong timing jitter the calculated SINAD is, except for quantization and jitter uncertainties, identical to the simulated one. Moreover, even the approximate SINAD (21) , where all error sources are separated, only slightly deviates from the simulation results.
In Fig. 9 , we show the applicability of the worst case analyses for dominant uniformly distributed offset Fig. 9(a) and dominant uniformly distributed gain Fig. 9 (b) mismatches. For both plots, we have generated 10 000 realizations and determined the SINAD with a coherently sampled sinusoidal input signal. We see how accurately the worst case analyses (dashed lines) determine the lower bound of the SINAD for both examples.
In Fig. 10 , we compare the expected and the worst case SINAD for timing mismatches. For the expected SINAD we assume Gaussian distributed timing mismatches (47) with and for the corresponding worst case SINAD (29) we set different maximum deviations from the ideal sampling period , , and . This is the case when we discard all time-interleaved ADC realizations that have a channel ADC with a relative timing deviation smaller than or greater than . When we compare the expected SINAD and the worst case SINAD, we see that the worst cases are significantly worse. The worst cases are not very likely to occur and their probability decreases with the number of channels. However, they are the true lower bounds of the SINAD and should, therefore, be considered, too.
Next, we consider the equations for the expected SINAD. To compare it with the averaged SINAD of simulations, we have to average the measured signal power and the error power of all simulated realizations, which is SINAD
where and
The symbol denotes the number of realizations, whereas the index refers to one particular realization.
In Fig. 11 , we illustrate the variation of the expected SINAD for the case of Gaussian distributed gain, offset, and timing mismatches (44) as a function of two independent parameters. Fig. 11(a) shows the three-dimensional surface of the SINAD that appears when and are varied and all other parameters, especially , are fixed. Fig. 11(b) plots the corresponding isolines of Fig. 11(a) . The cross marks the distribution parameters for a given production process. Let us assume that in order to improve the SINAD, we could either develop some method to reduce the gain mismatch (case 1) or the timing mismatch (case 2). We see that for the first case, we only insignificantly improve the expected SINAD no matter how sophisticated our gain mismatch compensation method will be. The reason is that in our example, the timing mismatch limits the performance of the time-interleaved ADC. Thus, to improve the expected SINAD we first have to find a timing mismatch compensation method (case 2). Afterwards, it makes sense to think about a gain mismatch compensation method. To sum up, we see that the optimization of one parameter (e.g., ) does not necessarily improve the SINAD if the other parameters are too large. In our example, we only consider the expected SINAD as a function of two independent parameters, since more dimensions are hard to visualize. However, in Fig. 11(b) we can also observe the influence of the parameter . For very small and , the surface flattens because the fixed offset mismatch prevents a further improvement of the expected SINAD. Hence, in order to find efficient optimization priorities, we have to consider all parameters simultaneously.
In Fig. 12 , we see the difference between the calculated expected SINAD and the SINAD of simulated time-interleaved ADCs, which have been obtained by averaging over one hundred realizations. Even for this rather small number of samples, the differences between the calculation and the simulation become less than 0.5 dB.
To see how the deviation from the averaged SINAD to the expected SINAD develops, we illustrate the difference between these two parameters in Fig. 13 for different numbers of realizations. For each plot in Fig. 13 , we have carried out 1000 trials, where in each trial we have averaged over 10 [ Fig. 13(a) ], 100 [ Fig. 13(b) ], and 1000 [ Fig. 13(c) ] simulated realizations according to (48) before we have determined the difference. For each realization, we have taken 4096 sampling points through coherent sampling. It can be seen that the averaged values become more accurate with an increasing number of trials.
In Fig. 14 , we compare the expected and the averaged SINAD for different numbers of samples and a fixed number of simulated realizations. In particular, we have carried out 1000 trials and have averaged for each trial over 100 simulated realizations. With each realization we have taken 1024 samples [ Fig. 14(a) ], 4096 samples [ Fig. 14(b) ], and 16 384 samples [ Fig. 14(c) ], through coherent sampling. We see that the number of samples does not significantly influence the difference between the expected and the averaged SINAD.
IV. CONCLUSION
We have analyzed combined channel mismatch errors including timing jitter and quantization noise in time-interleaved ADCs. We have derived formulas for calculating the explicit SINAD for given parameters and the expected SINAD for given parameter distributions. Equation (4) unifies and extends the equations found in [7] for calculating the explicit SINAD. Its rearranged version (13) clarifies how offset, gain, and timing mismatches interact. Moreover, for the first time, we have introduced the concept of a meta TIADC, which allows us to consider the mutual influence of timing jitter and combined mismatch errors for an arbitrary number of channels (20) . We have shown a way to separate the timing jitter power and the mismatch error power with (21) . Furthermore, we have performed worst case analyses for individual errors. We have derived the worst cases for offset (31) , gain (24) , and timing mismatches (29) . With (39), we have presented a closed-form expression for the expected SINAD, which combines arbitrarily distributed offset, gain, and timing mismatch errors. This combined error description allows us to consider the mutual dependencies of these errors, and we can determine the one error source which has the main impact on the SINAD. Thus, the equations for the expected SINAD can support engineers in finding the right optimization priorities for their time-interleaved digitizing channels. 
